m (Add the solution for QE CE1 2013 solution)
Line 97: Line 97:
 
***[[ECE_PhD_QE_FO3_2013|August 2013]]
 
***[[ECE_PhD_QE_FO3_2013|August 2013]]
 
*Microelectronics and Nanotechnology
 
*Microelectronics and Nanotechnology
 +
** Question 1:
 +
***[[ECE_PhD_QE_MN1_2007|August 2007]]
 +
***[[ECE_PhD_QE_MN1_2008|August 2008]]
 +
***[[ECE_PhD_QE_MN1_2009|August 2009]]
 +
***[[ECE_PhD_QE_MN1_2010|August 2010]]
 +
***[[ECE_PhD_QE_MN1_2011|August 2011]]
 +
***[[ECE_PhD_QE_MN1_2012|August 2012]]
 +
***[[ECE_PhD_QE_MN1_2013|August 2013]]
 
*VLSI and Circuit Design
 
*VLSI and Circuit Design
 
<div style="font-family: Verdana, sans-serif; font-size: 14px; text-align:; justify; width: 70%; margin: auto; border: 1px solid #aaa; padding: 1em;">
 
<div style="font-family: Verdana, sans-serif; font-size: 14px; text-align:; justify; width: 70%; margin: auto; border: 1px solid #aaa; padding: 1em;">

Revision as of 17:24, 30 July 2017


Practice Problems for the ECE Ph.D. Qualifying Exams (QE)

with student solutions and feedback


Past Exam Problems

    • Question 2: Signal Processing
    • Question 3: Communications
    • Question 4: Networking
Warning!

The problems, solutions and discussions presented on these pages have been written mainly by students themselves. Thus we make no guarantee regarding their accuracy or correctness. Use at your own risks...


Back to ECE

Alumni Liaison

Correspondence Chess Grandmaster and Purdue Alumni

Prof. Dan Fleetwood