(8 intermediate revisions by 2 users not shown)
Line 1: Line 1:
 +
[[Category:ECE270]]
 +
[[Category:ECE]]
 
[[Category:digital systems]]
 
[[Category:digital systems]]
[[Category:slecture]]
+
[[Category:Lecture_notes]]
 +
[[Category:Slecture]]
  
 
   
 
   
 
<center><font size="4"></font>  
 
<center><font size="4"></font>  
<font size="4">'''[[ECE_270_SLecture_Table_of_Contents|The Brown-Meyer Lectures on Digital Systems]]''' </font>  
+
<font size="4">'''[[ECE_270_Digital_System_Design_Slecture_Wayner_Table_of_Contents|The Meyer Lectures on Digital Systems]]''' </font>  
  
 
'''Module 1: Boolean Algebra &amp; CMOS logic structures'''
 
'''Module 1: Boolean Algebra &amp; CMOS logic structures'''
 
   
 
   
[[slectures|Slectures]] by [[User:Rwayner|Robert Wayner]]  
+
[https://www.projectrhea.org/learning/slectures.php Slectures] by [[User:Rwayner|Robert Wayner]]  
  
 
© 2013  
 
© 2013  
Line 16: Line 19:
 
----
 
----
 
== Introduction ==
 
== Introduction ==
Open Drain (OD) NAND gates  are an unusual sort of logic gates. Unlike a traditional logic gate containing both N-channel and P-channel MOSFETs, the OD NAND gates only contain N-channel MOSFETs which means it is only connected to ground. Thus an external power source of 5 volts is connected to the output with a pull-up resistor connecting the two.
+
Open-Drain (OD) NAND gates  are an unusual sort of logic gates. Unlike a traditional logic gate containing both N-channel and P-channel MOSFETs, the OD NAND gates only contain N-channel MOSFETs which means it is only connected to ground. Thus an external power source of 5 volts is connected to the output with a pull-up resistor connecting the two.
 
----
 
----
 +
OD NAND gates are different than ordinary NAND gates. They do not provide power and only provide a possible connection to ground, as mentioned above.  The video below will enlighten this concept and explain how OD NAND gates operate.
 +
 +
<youtube>QKzTbHmzkyE</youtube>
 +
 +
It is important to know how to hook OD logic gates in a configuration known as 'wired logic'. I will show you how this hookup is actually the same as an AND gate in the video below. This equivalence can be utilized while making combinational circuits, which are digital circuits that only depend on its inputs (that is covered in Module 2).
 +
 +
<youtube>sfmi7RyCYfw</youtube>
 +
 +
 +
 +
 +
 +
  
 +
----
 +
=Relevant Links=
 +
*[[Media:ECE_270_Slecture_1.3_Notes.pdf|Accompanying lecture notes by Prof. Meyer]]
 +
*[[2013 Fall ECE 270 Brown|ECE 270 Homepage]]
 
----
 
----
 
[[ECE_270_SLecture_Table_of_Contents|Back to table of content for "The Brown-Meyer Lectures on Digital Systems Design"]]
 
[[ECE_270_SLecture_Table_of_Contents|Back to table of content for "The Brown-Meyer Lectures on Digital Systems Design"]]
 
[[2013 Fall ECE 270 Brown|Back to ECE 270 Homepage]]
 

Latest revision as of 06:32, 26 February 2014


The Meyer Lectures on Digital Systems

Module 1: Boolean Algebra & CMOS logic structures

Slectures by Robert Wayner

© 2013


1.3 Properties of Open Drain NAND Gates


Introduction

Open-Drain (OD) NAND gates are an unusual sort of logic gates. Unlike a traditional logic gate containing both N-channel and P-channel MOSFETs, the OD NAND gates only contain N-channel MOSFETs which means it is only connected to ground. Thus an external power source of 5 volts is connected to the output with a pull-up resistor connecting the two.


OD NAND gates are different than ordinary NAND gates. They do not provide power and only provide a possible connection to ground, as mentioned above. The video below will enlighten this concept and explain how OD NAND gates operate.

It is important to know how to hook OD logic gates in a configuration known as 'wired logic'. I will show you how this hookup is actually the same as an AND gate in the video below. This equivalence can be utilized while making combinational circuits, which are digital circuits that only depend on its inputs (that is covered in Module 2).





Relevant Links


Back to table of content for "The Brown-Meyer Lectures on Digital Systems Design"

Alumni Liaison

ECE462 Survivor

Seraj Dosenbach